BEST AVAILABLE COPY

UK Patent Application (19) GB (11) 2 062 310 A

- (21) Application No 8031666
- (22) Date of filing 1 Oct 1980
- (30) Priority data
- (31) 54/125316
- (32) 1 Oct 1979
- (33) Japan (JP)
- (43) Application published 20 May 1981.
- (51) INT CL³ G06F 7/52
- (52) Domestic classification G4A 18F 2B6 2BY MD
- (56) Documents cited GB 1497863 GB 1496935 GB 1216559
 - GB 1195410 GB 1076186
- US 3752971A (58) Field of search G4A
- (71) Applicant Tokyo Shibaura Denki Kabushiki Kaisha, 72 Horikawa-cho, Saiwaiku, Kawasaki-shi, Japan

- (72) Inventors

 Masahide Ohhashi,

 Hisao Yanagi
- (74) Agent Marks & Clerk, 57—60 Lincoln's Inn Fields, London WC2A 3LS

(54) Binary Multiplication Cell Circuit

(57) A binary multiplier includes a staggered array of multiplier cells each including a NOR circuit (1) for obtaining a partial product of one binary digit of a multiplicand x₁ and

one binary digit, of a multiplier y, and a full adder arranged to produce from a) the partial product, b) an augend digit from the preceding row of the array, and c) a carry digit from the preceding cell in the same row, new carry and augend (or product) digits. The full adder comprises two AND circuits (2, 8), three NOR circuits (3, 4, 9), an inverter (7) and an exclusive OR circuit (5, 6) arranged as shown. Preferably, the exclusive OR circuit is constituted by an exclusive NOR circuit (5) and an inverter (6). The arrangement reduces the number of transistors required for each cell and thus facilitates production as an integrated circuit.

The drawings originally filed were informal and the print here reproduced is taken from a later filed formal copy.





FIG. 3



4 FIG. ν^{bD} ν_{DD} Λ^{DD} .13 _12 6 Bi 23 284 <u>2</u>0 22 <u>ڌ</u> VSS VSS VSS 19 ΔĎD V_{DD} -17 -16 -15 Bi-1 <u>3</u> <u>889</u> 27 28 29 26 V_{SS} VSS 30 _PAS2 Ci-1

binary multiplication cell circuit.

Carry digit Ci may be expressed as follows:

$$Ci = \overrightarrow{Ai} \cdot \overrightarrow{Bi} - 1 + \overrightarrow{Ai} \cdot \overrightarrow{Bi} - 1 \cdot \overrightarrow{Ci} - 1 + \overrightarrow{Ai} \cdot \overrightarrow{Bi} - 1 \cdot \overrightarrow{Ci} - 1$$

$$= \overrightarrow{Bi} - 1 \cdot (\overrightarrow{Ai} + \overrightarrow{Ci} - 1) + \overrightarrow{Ai} \cdot (\overrightarrow{Bi} - 1 + \overrightarrow{Ci} - 1)$$

$$= \overrightarrow{Ai} \cdot \overrightarrow{Bi} - 1 + \overrightarrow{Ai} \cdot \overrightarrow{Ci} \cdot 1 + \overrightarrow{Bi} - 1 \cdot \overrightarrow{Ci} - 1$$

$$= (Ai + Bi - 1)(Ai + Ci - 1)(Bi - 1 + Ci - 1)$$

$$= Ai \cdot Bi - 1 + Bi - 1 \cdot Ci - 1 + Ci - 1 \cdot Ai$$

Fig. 4 is a circuit diagram of the binary multiplication cell circuit of Fig. 1, which is formed of N-channel insulated gate field effect transistors. The cell circuit comprises depletion load transistors 11 to 17 and enhancement transistors 18 to 31. The NOR circuit 1 is comprised of the transistors 11. 18 and 19, the NOR circuit 3 is comprised of the transistors 15,

5 NOR circuit 3 is comprised of the transistors 15, 26 and 27, the exclusive NOR circuit 5 is comprised of the transistors 13, 23 and 24, the inverter 6 is comprised of the transistors 14 and 25, and the inverter 7 is comprised of transistors

20 16 and 28. The AND circuit 2 and the NOR circuit 4 are constituted by the transistors 12, 20, 21 and 22. The AND circuit 8 and the NOR circuit 9 is comprised of the transistors 17, 29, 30 and 31.

The circuit of Fig. 3, except for the NOR circuit

1 which produces a partial product Ai, constitutes
a full adder. If a binary multiplication cell circuit is
to be comprised of one NOR circuit for producing
a partial product and two typical half-adders
constituting a full adder, approximately 30

30 transistors will be required. By contrast, the binary multiplication cell circuit shown in Fig. 4 requires but 21 transistors. In the above-mentioned embodiment of this invention the power dissipation can be reduced without using more transistors, only if the inverters 6 and 7 are replaced each by a two-transistor complementary inverter.

Claims

A binary multiplication cell circuit
 comprising:

a first NOR circuit for providing a partial product of one binary digit of a multiplicand and one binary digit of a multiplier;

a first AND circuit connected to receive an output signal of said first NOR circuit and an augend:

a second NOR circuit connected to receive said augend and the output signal of said first NOR circuit:

a third NOR circuit connected to receive an output signal of said first AND circuit and an output signal of said second NOR circuit;

an inverter for inverting a carry binary digit; a second AND circuit connected to receive an output signal of said first inverter and an output signal of said third NOR circuit;

a fourth NOR circuit connected to receive an output signal of said second AND circuit and the output signal of said second NOR circuit; and

an exclusive OR circuit connected to receive the carry binary digit and the output signal of said third NOR circuit.

 A binary multiplication cell circuit according to claim 1, wherein said exclusive OR circuit is constituted by an exclusive NOR circuit and an inverter.

 A binary multiplication cell circuit, substantially as hereinbefore described with reference to the accompanying drawings.

Printed for Her Majesty's Stationery Office by the Courier Press, Learnington Spa, 1981. Published by the Patent Office. 25 Southempton Buildings, London, WC2A 1AY, from which copies may be obtained.

50

THIS PAGE BLANK (USPTO)